2. Solved Papers
  3. JCECE Engineering

JCECE Engineering JCECE Engineering Solved Paper-2013

  • question_answer
    In the adjoining circuit of logic gate, the output\[Y\]becomes zero if the inputs are

    A) \[A=1,\,\,B=1,\,\,C=0\]

    B) \[A=0,\,\,B=0,\,\,C=0\]

    C) \[A=0,\,\,B=1,\,\,C=1\]

    D)  \[A=1,\,\,B=0,\,\,C=0\]

    Correct Answer: A

    Solution :

    The output\[Y=\overline{(A\cdot B)\cdot C}=\overline{(A\cdot B)}+\overline{\overline{C}}\]                 \[=\overline{(A\cdot B)}+C\] So,          \[Y=0\]if\[A=1,\,\,B=1\]and\[C=0\]


You need to login to perform this action.
You will be redirected in 3 sec spinner