Answer:
The gate P is NAND gate and gate Q is OR gate.
Input A
Input B
Output of NAND gate\[\Upsilon =\overline{A.B}\]
Output of OR gate \[X=B+\Upsilon \]
0
0
1
1
1
1
0
1
You need to login to perform this action.
You will be redirected in
3 sec